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IMAGE AND VIDEO COMPRESSION OVERVIEW
During the last decade, the demand for storage, transmission, and real-time
processing of images and video has grown rapidly.This growth has been fueled
by the development of multimedia software for the personal computer, exchange of
images on the Internet, the development of high-definition television (HDTV) and
the availability of high-capacity storage devices such as the compact disk and the
emerging digital video disk (DVD).
Representing images and video in digital form requires a great deal of data.
Consider for example a single color VGA image for a personal computer. The image
is 640 pixels wide by 480 pixels tall.Since it has 3 color components, it requires
640 x 480 x 3 = 921, 600 bytes. The requirements are even greater for video.If
color VGA images are sent at a rate of 30 frames per second, one second of video
would require 27.6 Megabytes and a 90 minute movie would require 149 Gigabytes!
Because of the sheer size of images and video, several compression standards have
been developed in the last decade.
The Joint Photographic Experts Group has a defined an image compression
standard known as JPEG. A block diagram of a JPEG coder is shown in Figure 1.1.
The Motion Picture Experts Group has developed a family of standards, known
as MPEG, for video compression. A block diagram of an MPEG coder is shown
in Figure 1.2. The International Telecommunications Union (ITU) has defined the
H.263 standard for very-low bit rate video applications such as video telephones.
These standards are based on transform coding using the Discrete Cosine Transform
(DCT) and the Inverse Discrete Cosine Transform (IDCT).2
The JPEG standard achieves compression by exploiting the intraframe redun-
dancy inherent in images. Intraframe redundancy means that the magnitude of a
picture element, or pixel, tends to be the same or close to the magnitude of pixels
which are vertically and horizontally adjacent to it in the same frame. The DCT
plays a critical role in exploiting intraframe redundancy. In addition to using in-
traframe redundancy, MPEG and H.263 achieve further compression by exploiting
the interframe redundancy of video. Interframe redundancy means that the mag-
nitude of a pixel tends to be the same or close to the magnitude of a pixel in the
same position in the previous or following frame.
The JPEG Still Image Compression Standard
The key elements of the JPEG coder in Figure 1.1 are the DCT, Quantizer,
Run-Length Coder and Huffman Coder. JPEG operates on one 8x8 block of pixels
at a time. The first step in JPEG image compression is to divide the image into
blocks of this size. If the horizontal or vertical dimension of the image is not evenly
divisible by 8, the last rows or columns of the image are duplicated to pad the blocks
out to an even boundary. If a color image is being compressed, each of the three
color planes is compressed separately.
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Figure 1.1: JPEG Coder Block Diagram
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The DCT transforms each block from the spatial domain into an 8x8 block
of frequency domain coefficients. The low-frequecy components contain significant
energy, but the other coefficients tend to be close to zero. Based on this observation,
the DCT coefficients are selectively quantized, with the high frequency coefficients
being quantized more coarsely than the DC and low frequency coefficients. An 8x83
matrix of quantization constants must be supplied to the coder for each image.
This matrix is the most important factor in determining compression ratio and
coded image quality. Quantization is equivalent to doing an integer division of the
DCT coefficients by the quantization matrix.
After quantization, the 8x8 block tends to have many zeros in the medium and
high-frequency areas. The coefficients are converted to a sequence of 64 words by
scanning them out in zig-zag fashion starting at the upper left of the matrix and
finishing at the lower right. This scanning order means that long strings of zeros
will be encountered toward the end of each block. The zeros are run-length coded to
compress the sequence. The run length coded word stream is then Huffman coded
to achieve further compression. A more complete explanation of the JPEG standard
can be found in [33] and in [26].
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Figure 1.2: MPEG Video Coder Block Diagram
The MPEG Video Compression Standard
Figure 1.2 shows a block diagram of an MPEG video coder. Intraframe coding is
done by the three blocks in the upper right part of the diagram, which are essentially
a JPEG coder. Interframe coding is done using a feedback loop similar to Differential
Pulse Code Modulation. For each pixel, the value of that pixel in the previous4
frame is subtracted from the current value, so that only the difference is coded. An
estimate of the decoded signal is generated within the coder by the inverse quantizer
and IDCT. The coder also estimates the motion of objects within the current frame
and generates displacement vectors which compensate for this motion. A further
explanation of the MPEG standard can be found in [25] and in [23].
The Discrete Cosine Transform
The 2-D DCT transforms a block of N x N pixels from the spatial domain into
the frequency domain. (It is possible to perform a DCT on a matrix which is not
square, but this is rarely if ever done in image and video coding.) By examining the
image in the frequency domain, the spectral components can be identified. Because
of intraframe redundancy, the higher frequency components tend to have a low
magnitude and do not contribute significantly to the resolution of the image.
The definition of an N x N 2-D DCT is:
2 N-1 N-1 + [(2n + 1)/1 Y(k, 1) =a(k) a(l) E E x(m, n) cos cos (1.1)
rn=0 n=0 2N 2N
where X(m,n) is an N x N input matrix taken from the image, Y(k,l) is an N x N
matrix of frequency domain coefficients, and a(n) is a vector of scaling constants
which ensure the orthogonality of the transform given by
The N x N 2-D IDCT is given by:
( )
2 N-1 N-1 [(2771 ± 1)/ [(2n + 1)/1
) Xm, n =E E ct(k) al Y (k,l) cos cos 1.2
=0 =0 2N 2N
The DCT finds widespread use because it has a high energy compaction property
and can be computed without prior knowledge of the statistics of the input signal.
The inputs and outputs are also real numbers, rather than complex numbers as5
in the Discrete Fourier Transform. The relative advantages of the DCT in image
processing applications are described in Section 7.8 of Rao and Yip [26].
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Figure 1.3: DCT Coefficients for DC Input
It is helpful to have an intuitive understanding of the 2-D DCT. The 2-D DCT
transforms the input matrix into a matrix of frequency domain coefficients. The
meaning of these coefficients can be appreciated by considering the series of signals
shown in Figures 1.3 through 1.8. Each figure shows an input block, x(m,n), and
the corresponding DCT coefficients, Y(k,1).First consider a DC input, shown in
Figure 1.3, given by
The coeffients are
X(m, n) = 1 V m,n
Y(k, l) N, k = 1 = 0 =(0,else
This figure shows that the Y(0,0) coefficient is the average DC value of the input
multiplied by a factor of N. With reference to a block of image data, this position
in the matrix will be referred to as the upper left hand corner.
Figure 1.4 shows the DCT output for three signals which vary only in the hori-
zontal dimension. For these graphs,
(2rf(n + 0.5))
X (m, n) = cos
N
n, m = 0 .. N 1
f = 1,2,4x(m,n)
10
n 20 20
x(m,n)
10
10
n 20 20
x(m,n)
10
m
m
n
10
20 20
10
m
20
10
20
10
20
10-
Y(k,l)
.f.T.Zt:S_Z:Ztifrita
.... . ,.....11,.. ..... 41. ...... .1. .01. -... AI. ... - 4..-............4.404..410,111,04.0.44,.......4...41
4 a ......1%..... ..111.Z... ... .. ... .......47. ,... .,I let .-''.t ._.7...... 0 . ... 411,........, 4. 411.4. ... 41. .111,.. ....,..,,..111,..
, . . .. 4. Or. 4. .. . . .... Oa ... . .4 ' . 4. .... ...41. .........Z.,,..
10
20 20
Y(k,l)
10
k
.4.7.7.55224P4
...A I
1.41 4. 410 41.
10
20 20
Y(k,l)
10
k
Ap.
.4a ..' Ort.3. 'Zap.
11 14
4.1.
10
20 20
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Figure 1.5: DCT Coefficients for Vertically Varying Inputs8
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Figure 1.6: DCT Coefficients for Inputs Which Vary Horizontally and Verticallyand
Y(k, /) = 1
k = 0,1 = 2f
else
9
These graphs show that the horizontal frequency components of the signal appear
along the top of the coefficient matrix. The coefficients toward the left of the matrix
represent lower horizontal frequency and the coefficients toward the right represent
higher horizontal frequency. The term "frequency" is used somewhat loosely here:
rather than cycles per unit time, it refers to cycles per unit distance.
Figure 1.5 shows the DCT output for three signals which vary only in the vertical
dimension. For these graphs,
and
(f (m + 0.5)) n, m = 0.. N 1
N) ' I =1, 2, 4
(k 1) =(A7k2f, l =0
0else
These graphs show that vertical frequency components of the signal appear along the
left of the coefficient matrix. The coefficients toward the top of the matrix represent
lower horizontal frequency and the coefficients toward the bottom represent higher
horizontal frequency.
Figure 1.6 shows the DCT output for three signals which vary in both the vertical
and horizontal dimensions. For these graphs,
(f (m + 0.5))(f (n + 0.5))
1
n, m = 0N 1 x(rrt, n) = cos cos f = ,2, 4
and
2k = 1 = 2f
0else
These graphs show that the DCT coefficients for signal components which come
from both horizontal and vertical frequencies show up in the lower right part of the
matrix.10
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Figure 1.7: Partitioning of the DCT Coefficient Matrix
To summarize, Figure 1.7 shows that the coefficient matrix can be partitioned
into areas of DC, horizontal frequencies, vertical frequencies and combinations of
horizontal and vertical.The DC component of the input signal appears in the
upper left corner of the coefficient matrix. Moving from left to right along the top
row of the matrix is increasing horizontal frequency. Moving from top to bottom
in the left column of the matrix is increasing vertical frequency. Moving from the
top left of the matrix toward the lower right is increasing horizontal and vertical
frequency.
When viewed in the frequency domain, intraframe redundancy means that the
coefficients of the high-frequency components tend to have lower magnitude than
the low-frequency components. This is illustrated in Figure 1.8 which shows a block
from an image and its DCT coefficients.
Design Goals
Referring to equations 1.1 and 1.2, it can be seen that implementing an NxN
2-D DCT or IDCT directly from the definition requires N2 multiplications and40
20
0
20
0
x(m,n)
n
10 10
20 20 m
500
0
500
0
11
Y(k,l)
20 20
Figure 1.8: DCT Coefficients for Typical Image Input
additions per input sample. An input sample is defined as one pixel for the DCT
or one coefficient for the IDCT. Since there are N2 input samples, a total of N4
multiplications and additions are required for one 2-D transform. Because of this
complexity, the DCT is usually the bottleneck in a JPEG codec and one of the
major bottlenecks in an MPEG codec.
The major goal of this research was to reduce the area of the DCT and IDCT
relative to an existing JPEG codec while maintaining accuracy and throughput
comparable to the existing design. The DCT/IDCT block in the existing design
uses 11,200 gates and has a throughput of 7.76 Megasamples/second at a clock
rate of 33 MHz. This throughput can also be expressed as 4.25 clock cycles per
sample. To achieve the same throughput with direct implementation would require
N2 multiplications every 4.25 clock cycles, or about 15 multiplications per clock
cycle.In a VLSI implementation, 15 single-cycle multipliers would require much
more than 11,200 gates. To reduce the area of the DCT and IDCT, a less complex
algorithm for computing these transforms must be used.12
DISCRETE COSINE TRANSFORM IMPLEMENTATION METHODS
The Discrete Cosine Transform plays a central role in most video and image
compression applications. In the previous chapter it was shown that the complexity
of implementing an N x N 2-D DCT or IDCT directly is too great for a practical
VLSI circuit. To reduce the area of these transforms, a less complex algorithm must
be used. Because of the growing importance of image and video compression, a
great deal of research has been done in this area and a number of algorithms have
been discovered. These algorithms will be discussed in this chapter.
The chapter begins with an explanation of the row/column decomposition, a
technique which calculates the 2-D DCT using the 1-D DCT. After defining the 1-D
DCT, this chapter presents several techniques for reducing the complexity of the
1-D DCT. These include flowgraph algorithms, distributed arithmetic and Sheu's
lookup table algorithm. These algorithms are compared based on their suitability
for achieving minimum area.
Row-Column Decomposition
One of the properties of the 2-D DCT and IDCT is that they are separable
transforms. This means that the 2-D DCT can be implemented using the 1-D DCT
and the 2-D IDCT can be implemented using the 1-D IDCT. Because of separability,
any algorithm which reduces the complexity of the 1-D DCT will also reduce the
complexity of the 2-D DCT. In order to understand separability, it is necessary to
first define the 1-D DCT and IDCT. A 1-D DCT is given by
y(k) =
2 N-1
a (k) E x(n) cos
n-=0
and a 1-D IDCT is given by
[(2n + 1)k7r1
2N
1(2n + 1)k7r1
N o(k) Y(k) I cos
2Nj
(2.1)
(2.2)13
where x is an Nxl vector of input pixels and v is an Nxl vector of 1-D DCT
coefficients.
Separability is a way of calculating a 2-D transform using a 1-D transform.
Specifically, separability means that the 2-D transforms can be performed by doing
a 1-D transform on each row of the input matrix and then doing a 1-D transform on
each column of the intermediate result. This technique is often called a row/column
decomposition. For example, consider an NxN DCT input matrix X, where X, is
the ith row vector of X. The first step in the row/column decomposition is to form
an intermediate matrix U where U. the ith row vector of U, is given by
U,(k) =
2 N 1 (2n + a(k) E Xi(n) cos
2N n=0
Next, the NxN 2-D DCT coefficient result, Y, is obtained by
(2.3)
2 N -1 [(2n + 1)k7rj
173(k) = a(k) E U3(n) cos (2.4)
n=0 2N
where yi is the jth column vector of Y and U3 is the jth column vector of U.
Implementing an N x N 2-D DCT or IDCT using the row/column decomposition
requires 2N 1-D transforms: N 1-D transforms for the rows and N for the columns.
Referring to equations 2.1 and 2.2, each 1-D transform requires N2 multiplications
and additions. This is true because there are N points in the transform and each
point requires N multiplications and additions. Therefore, an N x N 2-D DCT or
IDCT using the row/column decomposition and direct implementation of the 1-D
transform requires a total of 2N(N2) = 2N3 multiplications and additions. This is
a factor of -1 reduction in complexity compared to direct implementation of the 2-D
transform.
For some applications it is convenient to express a 1-D DCT in matrix form.
Consider for example an 8-point 1-D DCT. We begin by defining
C N N
cos(k= 0.5 cos(k 7r)
16
Using this notation, the second point in the DCT, y(1), can be written as
(2.5)14
x(0)
x(1)
x(2)
C1C3C5c7C9 x(3)
y(1)=[ c11c13C15x(4)
x(5)
x(6)
x(7)
To calculate all the points of the 1-D DCT, a matrix of cosine coefficients, F, is
defined so that the 1-D DCT can be written as
where
y = F x
C4C4C4C4C4C4C4C4
C1C3C5C7C9C11C13C15
C2C6C10C14C18C22C26C30
F
C3C9C15C21C27C33C39C45
C4C12C20C28C36C44C52C60
C5C15C25C35C45C55C65C75
C6C18C30C42C54C66C78C90
C7C21C35C49C63C77C910105
and Fon the element in the kth row and nth column of F, is given by
rkn
C(2n-F1)k7
Taking advantage of the identities
and
k = 0, 0 < n < N 1
1<k<N -1, 0<n<N -1
cos(x + 27r) = cos(x)
cos(x) = cos(x)
cos(x) = co* x)
(2.6)15
F can be simplified so that an 8-point 1-D DCT can be written in matrix form as
y(0) C4 C4 C4 C4 C4 C4 C4 C4 X(0)
y(1) C1 C3 C5 C7-C7-05-C3-C1 x( 1)
y(2) C2C6-C6-C2-C2-C6C6 C2 X(2)
y(3) C3-C7-C1-05 C5 C1 C7-C3 x(3)
(2.7) y(4) C4-C4-C4 C4 C4-C4-C4 C4 X(4)
y(5) C5 C7C3-C3-C7 C1-05 x(5)
y(6) C6-C2 C2-C6-C6 C2-C2 C6 x(6)
Y(7)_ C7-05 C3-C1 C1-C3 C5-C7 x(7) -
and an 8-point 1-D IDCT can be written as
x = FT y
Or
x(0)
x(1)
x(2)
x(3)
x(4)
x(5)
x(6)
x(7)
C4
C4
C4
C4
C4
C4
C4
C4
C1
C3
C5
C7
-C7
05
C3
C2
C6
-C6
-C2
-C2
-C6
C6
C2
C3
-C7
-C4
-05
C5
C1
C7
-C3
C4
-C4
C4
C4
-C4
-C4
C4
C5
-C1
C3
-C3
-C7
C1
-05
C6
-C2
C2
-C6
-C6
C2
-C2
C6
C7
-05
C3
-C1
C1
-C3
C5
-C7
y(0)
y(1)
y(3)
y(4)
y(5)
y(6)
y(7)
(2.8)
From this representation, it is evident that the IDCT is calcula
which is the transpose of the matrix used for the DCT. This is
orthogonal transforms.
A 2-D DCT performed by the row/column decomposition
matrix form as:
Y = F x (X x FT)
ted using a matrix
a characteristic of
can be written in
(2.9)
where X is an N x N matrix of input pixels and Y is an N x N matrix of DCT
coefficients. In similar fashion, a 2-D IDCT can be written as
X= FT x (y x n (2.10)16
Because the 1-D DCT and IDCT are used to compute the 2-D DCT and IDCT,
a great deal of research has been done to find efficient ways to implement them in
VLSI. Most of these techniques can be classified either as flowgraph algorithms or
as distributed arithmetic algorithms.
Flowgraph Algorithms
Flowgraph decomposition is the same technique which was used to derive the
Fast Fourier Transform from the Discrete Fourier Transform. The basic idea is
to decompose an N-point transform into 2 transforms of length 2. Since an N-
point DCT requires N2 multiplications and additions, two 2 -point DCT's require
2(11
2
orA± multiplications and additions. If this technique is applied recursively, 2 2
the original N-point DCT can be reduced to 2 2-point DCT's. The number of
multiplications and additions required to compute the transform falls from N2 to
roughly Nlog2N.
Numerous DCT flowgraph algorithms have been reported. Chen's algorithm [3]
was the first widely published flowgraph architecture. It required 16 multiplies and
26 additions for an 8 point 1-D DCT. Lee's algorithm [14] requires 12 multiplications
and 29 additions. Since multipliers are more complex than adders, this was a sub-
stantial reduction in complexity. Jain [10] demonstrated a flowgraph which requires
16 multiplications and 32 additions but has lower dynamic range requirements in the
internal nodes and greater accuracy. Hou's algorithm [12] uses 12 multiplications
and 29 additions and is more regular than Lee's. Loeffler [18] reduced the number of
multiplications to 11, with 29 additions. Linzer [17] further reduced the complexity
to 10 multiplications and 26 additions by allowing the DCT coefficient outputs to
be scaled by scaling factors. Cismas [5] also presents a scaled algorithm with 10
multiplies and 26 additions, but the scaling factors are all powers of two, making it
easy to recover the exact coefficient value by a shift operation. A cogent summary
of flowgraph algorithms can be found in Loeffler [18].17
Table 2.1: A Comparision of Flowgraph Algorithms for the 8-Point 1-D DCT
Algorithm ChenLeeHouLoefflerLinzerCismas
Multiplications (1-D) 16 12 12 11 10 10
Additions (1-D) 26 2929 29 26 26
Multiplications (2-D)256192192 176 160 160
Additions (2-D) 416464464 464 416 416
Table 2.1 summarizes the number of multiplications and additions for these flow-
graph algorithms. The top two rows show the number of multiplications and ad-
ditions required for a single 1-D transform. The bottom two rows show the total
number of multiplications and additions required for a 2-D transform, assuming that
the 1-D algorithm is used together with the row/column decomposition. In addition
to the number of multiplications and additions, there are several other important
criterion for evaluating flowgraphs such as the dynamic range required for all inter-
nal nodes, the number of additions which can be performed as multiply-accumulates
and the number of unique constants required.
As a example of a flowgraph algorithm, consider the algorithm described by
Chen [3]. Using the first level of decomposition from this algorithm, an 8-point 1-D
DCT
y(0) C4 C4 C4 C4 C4 C4 C4 C4
y(1) Cl C3 C5 C7-C7-05-C3-C1 x(1)
y(2) C2 C6-C6-C2-C2-C6 C6 C2 x(2)
y(3) C3 -C7-C1-05 C5 C1 C7-C3 x(3)
(2.11)
y (4) C4 -C4-C4 C4 C4-C4-C4 C4 x(4)
y(5) C5 -C4 C7 C3-C3-C7 C1-05 x(5)
y(6) C6 -C2 C2-C6-C6 C2-C2 C6 x(6)
y(7)_ C7 -05 C3-C1Ci-C3 C5-C7 x(7)
can be computed as
y(0) C4 C4 C4 C4 x(0)+ x(7)
y(2) C2 C6-C6-C2 x(1)+ x(6)
(2.12) y(4) C4-C4-C4 C4 x(2)+ x(5)
y(6) C6-C2 C2-C6-x(3)+ x(4)18
and
y(1) C1 C3 C5 C7 x(0)x(7)
Y(3)=C3C7Ci05 x(1)x(6)
(2.13)
Y(5) C5C1 C7 C3 x(2)x(5)
Y(7)_ C705 C3C1- x(3)x(4)
This decomposition is possible because the matrix of cosine constants,
metric in the horizontal direction. In general,
and
rm,n 17,,,,N_i_n,for m even
rm,n=Frn,N1-n ,for m odd
Therefore, for the case of an 8-point DCT,
and
F, issym-
Fm,0X(0) + Fm,7x(7) =Fin,0 [x(0) + x(7)],for m even (2.14)
rni3O x(o) +rm,7x(7) =rrn,0 [x(0)x(7)1,for m odd (2.15)
This symmetry can also be used to decompose the IDCT. An 8-point 1-D IDCT
x(0)
x(1)
x(2)
x(3)
x(4)
x(5)
x(6)
x(7)
=
C4 C1 C2 C3 C4 C5 C6 C7
C4 C3C6 C7 C4C1C2 05
C4C5 C6C1C4 C7 C2 C3
C4C7 C2 05 C4C3 C6C1
C4 C7 C2 C5C4 C3 C6 C1
C4 05 C6C1 C4 C7C2 C3
C4 C3 C6C7 C4 C1C2 C5
C4 C1C2 C3C4 05C6 C7
y(0)
y(1)
y(2)
y(3)
y(4)
y(5)
y(6)
y(7)
(2.16)
can be computed as
x(0) v(0) v(4)-
x(1)
x(2)
v(1)
v(2)+
v(5)
v (6)
(2.17)
x(3) v(3) v(7)
and
x(7) v(0) v(4)
x(6)=
v(1) v(5)
(2.18)
x(5) v(2) v(6)
x(4) v(3) v(7)where
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v(0) C4 C2 C4 C6 y(0)
v (1) C4-C6-C4 C2 y(2)
(2.19)
v(2) C4-C2 C4-C6 y(4)
v(3) C4 C6-C4-C2_y(6)
and
v(4) C1 C3C5 C7 y(1)
v(5) C3-C7-C1-05 y(3) (2.20)
v (6) C5C1 C7 C3 y(5)
v(7) _C7 C-05 C3 _y(7)_
This technique requires more multiplications than other flowgraph algorithms, but
it is also has a more regular structure.
Distributed Arithmetic
Distributed arithmetic (DA) was proposed by Peled and Liu [22] as a bit-serial
technique for computing the cross product of two vectors without multipliers if one
of the vectors is constant. While this technique was originally proposed for use with
digital filters, Sun [30] showed that it could be applied to a 1-D DCT or IDCT. To
illustrate, consider the vector multiply used to obtain y(1), one point of a 4-point
DCT:
Y(1) = [C3 -C3 -c,
The column vector of inputs, x(0) through x(3), can be rewritten as a matrix
of bits in which the nth row is a vector of l's and O's expressing x(n) as a two's
complement number. If B bits are used,
xB_i (0)XB-2(0) xi (0)x0(0)
XB-1(1)XB-2(1) xi(1)x0(1)
y(1) =[G-c3 -c1
XB-1(2)XB-2(2) xi(2)x0(2)
XTh_1(3)XB-2(3) x1(3)xo (3)
where xi(j) is theithbit of x(j).In a circuit using a conventional multiplier, the
cross product would be calculated by multiplying each element of the C vector by20
the corresponding element in the x vector and accumulating all of the products. In
a DA circuit, each column in the bit matrix is taken one at a time and each bit in
the column is multiplied by the corresponding element in C so that
Y(1) = 2° [Cixo(0) + C3x0(1)
+ 21[Cixi(0) + C3xi(1)
+2B-2
2B-1
[C1 X13_2 (0) + C3 Xi/3_2 (1)
[CixB_1(0) + C3xB_1(1)
C3x0 (2)
C3xi (2)
GxB_2 (2)
C3X B_1(2)
The last line in this equation is subtracted because bit B-1 is the
each column in the bit matrix consists of 4 bits, the product of the
has only 24 possible values. These values can be stored in a lookup
sign bit. Since
column with C
memory.
x(0) x1(0)x0(0)
AddressContents
0000 0
0001 Cl
0010 C3
0011 C1 + C3
x15(1) x1(1)x0(1) 0100-C3
0101-C3 + CI
x(0)..x(3) B
0110-C3 + C3
0111-C3 + C3 +CI
1000-C1
1001-Cl + CI
1010-Cl + C3 ADDER
Y(
,5 (2) x1(2)x0(2) 1011-C1 + C3 +Cl
1100-CI -C3
1101-CI -C3 + CI
1110-CI -C3 + C3
1111-Cl -C3 + C3 -CI
,5(3) x (3)x0(3)
Parallel In Serial Out
Shift Registers Lookup Memory Accumulator
Figure 2.1: Circuit to Compute One Point of a 4-Point DCT Using DA
Figure 2.1 shows a block diagram of a circuit which calculates y(1) using this
technique. The circuit consists of four parallel-in serial-out (PISO) shift registers, a
lookup table memory and an accumulator. To calculate y(1), the pixel inputs, x(0)
through x(3), are written into the PISO shift registers. These inputs are clocked out
of the shift registers one bit at a time, starting with the least significant bit (LSB).
The shift register outputs form the address input of the lookup memory. On each21
clock cycle, one bit is shifted out of the shift registers and a new value comes out of
the lookup table. The accumulator output is shifted right by one bit and added to
the lookup table output. This right shift accomplishes multiplication by successive
powers of two. After the last bit is shifted out and the last lookup value is accu-
mulated, the output of the register holds y(1), the desired DCT coefficient. Since
each input is represented by B bits, B accumulation cycles are required. Therefore,
calculating a DCT coefficient using DA requires only B additions, as compared to N
multiplications and additions for direct implementation using a hardware multiplier.
The circuit in Figure 2.1 calculates one point of the DCT. By adding an addi-
tional lookup table, the same circuit can be expanded so that it calculates one point
of either the DCT or IDCT. The second lookup table is programmed using constants
taken from FT, the matrix of cosine constants for the IDCT. For image compression
applications, this means that the same hardware can be used for compression and
decompression. All that changes is which lookup table is used.
To summarize the DA technique in more general terms, an N point DCT can be
expressed as
N-1
Y(k) = E rk(n) x(n)
n=0
(2.21)
where ric is the kth row vector of the r matrix. The elements of x can be expressed
in two's complement form using B bits as:
B-2
x(n) = xB_1(n)213-1 xb(n)26
6=0
(2.22)
where xb(n) denotes the bth bit of x(n). Substituting equation 2.22 into equation
2.21,
N-1 N-1 B-2
y(k) = E ric(n)xs--1(n) + E rk(n) E xb(n)2b (2.23)
n=0 n=0 b=0
Changing the order of summation in the last term,
N-1 B-2
y(k) = > Fk(n)xB_1(n) + E EFk(n)xb(n))2b (2.24)
n=0 b=0n=0
Additional background information about DA can be found in [24], [35] and [1].22
The circuit of Figure 2.1 calculates one point of a DCT. If another lookup table
is added to the circuit, it can calculate one point of a DCT or IDCT, depending on
which table is selected. To calculate an 8-point DCT or IDCT, eight such circuits
can be used in parallel as shown in Figure 2.2. This circuit requires a total of eight
PISO shift registers,16lookup tables, and eight accumulators. Each lookup table
is programmed using one row vector of the DCT matrix of cosine constants, F, or
one row vector of the IDCT matrix of cosine constants, FT.
To compute an 8-point transform, the input samples x(0) through x(7) are writ-
ten into the shift registers and then shifted out one bit at a time. The shift register
output forms the address to the lookup memories. On each clock cycle, the lookup
memory outputs are accumulated. After B accumulation cycles, the results y(0)
through y(7) are available at the output of the accumulators. The input and output
nodes in the circuit have been labelled to show the quantities that they hold for a
DCT and for an IDCT. For each node, the first value shown is for the DCT and the
second value, in parentheses, is for the IDCT.
Since the address formed by the shift register outputs is eight bits wide, each
lookup table must contain256entries. This highlights one problem with the DA
architecture: the size of the lookup memory grows exponentially with the number
of points in the transform. Using the DA circuit shown in Figure2.2to implement
an 8-point 1-D DCT and IDCT requires16memories, each having 28= 256words.
The memory required for the DCT can be reduced by using the flowgraph de-
composition in equations2.12and2.13to split the 8-point matrix multiplication
into two 4-point matrix multiplications as follows:
y(0) C4 C4 C4 C4 X(0)+x(7)-
y(2) C2 C6-C6-C2X(i) +x(6)
y(4) C4-C4-C4 C4 X(2)±X(5)
y(6) C6-C2 C2-C6 X(3)+x(4)
and
y(1) C1 C3 C5 C7 X(0)x(7)
y(3) C3 C7-C1-05 x(1)x(6)
y(5) C5-C1-C7 C3 x(2)x(5)
_y(7)_ C7-05 C3-C1--x(3)x(4)x
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Instead of using the pixel inputs directly, these equations use the sums and dif-
ferences of the pixel inputs. This pairwise sum and difference operation is often
referred to as a "butterfly". In similar fashion. the IDCT can also be split into two
4-point matrix multiplications using equations 2.19 and 2.20 as follows:
v(0) C4 C2 C4 C6 y(0)
v(1) C4-C6-C4 C2 y(2)
v(2) C4-C2 C4-C6 y(4)
v(3) C4 C6 C4 C2_ y(6)
and
v(4) Cr C3 C5 C7 y(1)
v(5) C3 C7-C1-05 Y(3)
v(6) C5-C1-C7C3 y(5)
v(7) C7-05 C3-C1 y(7)_
Instead of producing the pixel outputs x(0) throughx(7),these equations produce
v(0) throughv(7)which can be butterflied to form the pixel outputs as shown in
equations2.17and2.18.
A DA circuit which uses these decompositions to reduce the size of the lookup
tables is shown in Figure2.3.It will be referred to as a hybrid DA architecture
because it uses a flowgraph decomposition together with DA. It is similar to the pure
DA architecture in Figure2.2with a few differences. For the DCT, it requires that
the pixel inputs be butterflied before they are written to the PISO shift registers.
For the IDCT, it produces v(0) throughv(7)which must be butterflied to produce
x(0) throughx(7).Most importantly, the addresses to the lookup tables are now
four bits wide instead of eight. Therefore, the total memory has been reduced from
16lookup tables each having256words to16lookup tables each having16words.
Several DA DCT implementations have been reported. Sun[30]was the first to
demonstrate the use of DA for the DCT. His implementation was identical to Figure
2.3.Shortly thereafter, Chen and Sun [3] showed a practical VLSI realization of a
16point DCT using the hybrid DA architecture. Masaki[21]extended the basic
DA architecture to high throughput applications by showing that carry-save adders
could be used to parallel the additions performed by the accumulator.x0+x7 (YO)
x 1+x6 (Y2)
x2+x5 (Y4)
x3+x4 (Y6)
x0-x7 (Y1)
xl-x6 (Y3)
x2-x5 (Y5)
x3-x4 (Y7)
Parallel-In
Serial-Out
Shift Registers
ROM
25
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Figure 2.3: 1-D DCT/IDCT Using Hybrid DA Architecture
Y2(v1)
Y4(v2)
Y6(v3)
Yl(v4)
Y3(v5)
Y5(v6)
Y7(v7)26
Other Algorithms
A number of other algorithms for computing the DCT have been proposed. All
of the flowgraph algorithms cited so far decompose the 1-D DCT and IDCT and
then use the row/column decomposition to realize the 2-D transform using 1-D
transforms.Another approach, proposed by Cho [4],is to perform a flowgraph
decomposition on the 2-D DCT and IDCT directly. Rather than work with only
one row or column of the input matrix at a time, this algorithm uses all of the N2
inputs in parallel. It has the fewest total multiplications of any published algorithm.
For an 8x8 2-D DCT for example, Cho's algorithm requires 96 multiplications and
466 additions, compared to 160 multiplications and 416 additions for Cismas's 1-D
flowgraph algorithm.
Another algorithm for computing the 1-D DCT was proposed by Sheu [27]. Like
DA, this algorithm is based on using lookup memories. Sheu noted that there are
eight unique constants in the 1-D DCT cosine matrix. The matrix is first scaled
so that one of the constants is one. All eight constants appear in each row of the
matrix, but in a different order on each row. Sheu computes the 8 points of the
DCT with seven lookup memories and a series of multiplexers which implement a
permutation matrix. Each lookup memory effectively implements multiplication by
one of the constants.
An important characteristic of Sheu's algorithm is that the length of each of
the lookup memories is 2B, where B is the number of bits in the input.Sheu's
paper considers only the DCT case and claims that the DCT inputs are 8 bits wide.
This is true for the first pass of a 2-D DCT. But an important characteristic of
the row/column decomposition is that the intermediate results must be stored with
greater precision than the inputs and outputs of the 2-D transform. Typically they
are stored using 14-16 bits.During the second pass, the DCT and IDCT must
therefore accept input which is 14-16 bits wide. Sheu's paper ignores this fact.27
Summary and Choice of Algorithm
Table 2.2 summarizes the complexity of several of the algorithms mentioned in
this chapter for the case of an 8 x 8 2-D DCT. The first two rows of the table show the
number of multiplications and additions for each algorithm. The last two rows show
the number of ROM's required and the size of each ROM. The first two columns
show the direct implementation from the definition of the 2-D DCT and direct
implementation of the 1-D DCT together with the row/column decomposition. The
next two columns show Cismas's 1-D DCT flowgraph Cho's 2-D DCT flowgraph.
The last columns show the DA architectures and Sheu's lookup table method.
Table 2.2: A Comparision of Algorithms for the 8x8 2-D DCT
Row/ Hybrid
AlgorithmDirectColumnCismasChoSheu DA DA
Multiplies 4096 1024 160 96 0 0 0
Additions 4096 1024 416 466 1024 2048 2176
# of ROM's 0 0 0 0 7 8 8
ROM Size 16k x 16256 x 1616 x 16
After careful consideration of the design goals, the hybrid DA architecture was
chosen for this implementation. The main consideration was to minimize area of
the implementation while maintaining a throughput of at least 16 clock cycles per
1-D DCT and 272 clock cycles per 2-D DCT.
Flowgraph algorithms such as Cismas' require a hardware multiplier to accom-
plish the desired throughput. The allowable propagation delay through the multi-
plier is only a fraction of a single cycle. Preliminary investigation showed that about
6000 gates would be required to implement a fully testable single-cycle multiplier
using the standard cell libraries available for this design. Furthermore, because the
DA architecture calculates the DCT with adders instead of multipliers, it is also
easier to scale a DA architecture for high throughput. As the cycle time of the clock28
is reduced, it is more difficult to perform a multiplication in one cycle than it is to
perform an addition.
Cho's algorithm is potentially the fastest of all the algorithms shown.It also
minimizes complexity in terms of the number of mathmetical operations. But in
a VLSI realization, it would occupy greater area than the hybrid DA architecture.
This is true because Cho's algorithm requires circuitry to do a 1-D DCT, as well
as circuitry to do a decomposition of the inputs and outputs of the 2-D DCT. The
irregularity of the algorithm would also require a larger control circuit.
A potential disadvantage of the hybrid DA architecture compared to Sheu is
that the inputs to the DA circuit are applied in bit-serial, word-parallel fashion.
This means that all inputs must be clocked into input registers before any of the
coefficients can be calculated.In Sheu's method, the inputs are clocked in bit-
parallel, word serial. This means the hybrid DA architecture must have an extra
set of registers to hold the inputs. Still, the additional area of these registers is not
as great as the area occupied by the much larger ROM's in Sheu's algorithm.29
IMPROVEMENTS
The design goal of this research was to minimize the area of a DCT/IDCT block
while maintaining a throughput of at least 4.25 clock cycles per input sample. The
hybrid DA architecture presented in Figure 2.3 was chosen because of its advantages
over other algorithms reviewed in the previous chapter. It does not require a single-
cycle hardware multiplier as flowgraph algorithms do.It does not require large
lookup tables as Sheu's lookup table algorithm does. It also occupies less area than
Cho's 2-D decomposition.
Once the hybrid DA architecture was chosen, an effort was made to reduce the
area required to implement it compared to previously published implementations.
This chapter describes three techniques which were used. First, some required but-
terfly operations were done using a bit-serial approach. Second, the lookup tables
were implemented using logic instead of ROM's. Finally, four of the 16 lookup tables
were eliminated by recognizing a pattern of redundancy in the matrices of cosine
constants.
Bit-Serial DCT Butterfly
The hybrid DA architecture in Figure 2.3 computes the DCT and IDCT us-
ing less memory than a pure DA architecture. This reduction in memory was ac-
complished using the decomposition shown in equations 2.12 and 2.13. Using this
decomposition, an 8 element matrix multiplication was reduced to two 4 element
matrix multiplications. This decomposition is possible because the pixel inputs are
butterflied before the matrix multiplication.
In Figure 2.3, it was assumed that the sums and differences of the pixel inputs
were written into the shift registers. Forming these sums and differences requires a
parallel adder/subtracter circuit which was not shown. At a minimum, this circuit
would need one 16-bit adder, 16 exclusive-or gates, and one 16-bit register. For the
standard-cell methodology used for this design, these items require 328 gates.30
Sun [30] showed that the butterfly for the DCT could be done using bit-serial
techniques. In the DA architecture shown in Figure 2.3, the inputs to the matrix
multiply are written to PISO shift registers and shifted out in bit-serial fashion.
This means the addition and subtraction of the pixel pairs can be done as bit-serial
operations. Figure 3.3 shows an improved DA architecture with a bit-serial DCT
butterfly. The pixel inputs, x(0) through x(7) are written to the PISO shift registers
directly. The outputs of the shift registers are applied to four 1-bit adder/subtractor
circuits. The outputs of these circuits form the address to the lookup table memories.
In general, the circuitry for a bit-serial operation requires less area than the same
operation implemented in parallel. The four bit-serial butterfly circuits shown in
Figure 3.3 requires 166 gates, a reduction of 162 gates.
Bit-Serial IDCT Butterfly
To compute the IDCT using the hybrid DA architecture in Figure 2.3, the out-
puts of the matrix multiply, v(0) through v(7), are butterflied to produce the pixel
outputs, x(0) through x(7), using the following equations:
and
v(0)
v(1)
v(2)
v(3)
v(0)
v(1)
v(2)
v(3)
v(4)
v(5)
v(6)
v(7)
v(4)
v(5)
v (6)
v(7)
(3.1)
(3.2)
where v(0) through v(7) are the results of a matrix multiply as shown in equation
2.19 and 2.20. An important difference between the DCT and IDCT calculation is
that the butterfly is performed before the matrix multiplication for the DCT but
after the matrix multiplication for the IDCT. This difference is shown in Figure 3.1.
Since the matrix multiplication outputs come out in parallel, the IDCT butterfly
cannot be done as a bit-serial operation if the decomposition in equations 3.1 and
3.2 is used. Given the significant area reduction of a bit-serial butterfly, it wouldx(0)
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Figure 3.1: Order of Butterfly Operations in 1-D DCT and IDCT
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x(7)
x(6)
x(5)
x(4)
be very useful to find an algorithm for the IDCT which allows the butterfly to be
done before the matrix multiplication. Such algorithms have been discovered for
the Inverse Discrete Fourier Transform (DFT).
After thorough consideration, our attempts to discover such an algorithm for
the IDCT were abandoned. The reason can be seen by comparing the matrix of
constants for the IDCT and IDFT. As shown in equation 2.8, the cosine matrix for
the IDCT is given by
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The complex exponential matrix for an 8-point 1-D IDFT is given by32
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(3.4)
where WW denotes 02'48. It was shown in equations2.14and2.15that it is possible
in the DCT to perform a butterfly before the matrix multiplication because the
matrix of cosine constants has horizontal symmetry. It can be seen from equation
3.4above that the IDFT matrix is also symmetric in the horizontal direction. This
means that an algorithm exists which can compute the transform by performing the
butterfly before the matrix multiply. Unfortunately, the matrix of cosine constants
for the IDCT has symmetry only in the vertical direction.This means that the
desired IDCT algorithm does not exist, or at least is not obvious and has not yet
been found. This can be confirmed by reviewing the papers cited in the previous
chapter which discuss flowgraph algorithms. In all of these papers, the last step in
the IDCT algorithm is a butterfly operation.
The search for such an IDCT algorithm, or a way to restructure the IDCT to
achieve the same effect, is an area for further research. It should be noted that a DA
implementation of the DFT and IDFT could use a single bit-serial butterfly circuit.
Replacing ROM with Logic
One disadvantage of the hybrid DA architecture is that many small ROM's are
required to implement the lookup tables. For example, the circuit shown in Figure
2.3requires 16 lookup tables each having 16 words. It is true that the hybrid DA
architecture reduced the size of the lookup tables by a factor of 2N/2 compared to
a pure DA architecture. Unfortunately, in a VLSI realization, this does not reduce
area by a factor of 2N/2 because each ROM has overhead associated with input and33
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Figure 3.2: Logic To Implement Eight Cosine Lookup Tables34
output circuitry. As the size of the ROM is reduced, this overhead occupies a larger
percentage of the area.
One technique which can reduce the area of small lookup tables is implementing
them using logic gates instead of ROM's. While implementing lookup tables in
ROM's becomes less efficient as the tables get smaller, implementing them with logic
becomes more efficient.For example, it is estimated that the ROM's required to
implement all 16 lookup tables shown in Figure 2.3 would require an area equivalent
to 492 gates. Implementing the same lookup tables using logic requires 492 gates.
Figure 3.2 is a schematic of the logic required to implement eight of the 16 lookup
tables needed for the 8-point DCT/IDCT block shown in Figure 2.3.
In addition to reduced area, there is a further advantage to using logic. Using
logic, the lookup tables can be designed with the same process that is used to design
the remainder of the circuit. With ROM's, a separate design process is generally
required.
Eliminating Four Lookup Tables
As shown in equation 2.13, the odd coefficients of the DCT, y(1), y(3), y(5) and
y(7), are computed as
y(1)
Y(3)
y(5)
y(7)_
C3 C5 C7
C3 -C7 -C1 -05
C5 -C1 C7 C3
C7 05C3 -C1
x(0)x(7)
x(1)x(6)
x(2)x(5)
x(3)x(4)
(3.5)
In the IDCT, the odd coefficients are used to calculate v(4)..v(7) as follows
v (4) C1 C3 C5 C7 Y(1)
v(5) C3 -C7 -C1 -05 y(3)
(3.6)
v(6) C5 C1C7 C3 y(5)
v(7) C7 05C3 C1 Y(7)
where v(4)..v(7) are used to calculate the pixel outputs of the IDCT.
By closely inspecting equations 3.5 and 3.6, a further improvement can be made
to the hybrid DA architecture shown in Figure 2.3. It can be seen that the matrix of
cosine constants in equation 3.5 is identical to the matrix in equation 3.6. For a DA35
implementation, this means that the same lookup tables which are used for the odd
coefficients in the DCT can also be used for the IDCT. Given that each row vector
in the matrices of cosine constants becomes one lookup table in a DA architecture,
this improvement eliminates four lookup tables. The total memory required for an
8-point DCT/IDCT circuit can be reduced from 16 memories each having 16 words
to 12 memories each having 16 words.
Summary of Improvements
Figure 3.3 shows a block diagram of a 1-D DA DCT/IDCT circuit which incor-
porates the improvements described in this chapter. Comparing this to Figure 2.3,
there are four major differences:
A bit-serial butterfly circuit has been added for the DCT
Four lookup tables have been eliminated
The 12 remaining tables have been implemented using logic instead of ROM's.
A circuit has been added to do the IDCT butterfly
The major components of this circuit are the PISO shift register, bit-serial DCT
butterfly, lookup tables, accumulators and IDCT butterfly circuit. The PISO shift
registers are labelled to show which input goes to each register and the accumulator
outputs are labelled to show which output they produce. The first value shown is
for the DCT and the second value, in parenthesis, is for the IDCT.
To calculate a 1-D transform, 8 input samples are written into the PISO and
clocked out one bit at a time. If a DCT is being performed, the bit serial butter-
fly generates the sums and differences of the input samples. If an IDCT is being
performed, the input samples pass through the bit-serial butterfly unchanged. The
output of the bit-serial butterfly forms the address to the lookup tables. After 16
lookup table values have been accumulated, the matrix multiplication results are
available at the output of the accumulators. If an IDCT is being performed, theInput
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v(0) through v(7) values are added and subtracted by the IDCT butterfly circuit
to produce the final outputs. If a DCT is being performed, the y(0) through y(7)
values pass through the IDCT butterfly unchanged.38
IMPLEMENTATION
The previous chapter presented an improved DA architecture for the 1-D DCT
and IDCT. This chapter describes a 2-D DCT/IDCT implementation thatwas done
using the improved 1-D DCT/IDCT together with the row/column decomposition.
The first step in the implementation was to write a software model in C and perform
system level simulations. These simulations verified the accuracy of this architecture
and its suitability for JPEG compression.The results of these simulations are
described in the following chapter.
After system level verification, a behavioral hardware modelwas written in the
Verilog hardware description language (Verilog HDL). After performing simulations
to ensure that the hardware model matched the C mode, the Verilog modelwas
synthesized into a 0.5,Ltm CMOS VLSI circuit using a library of standard-cells.
This chapter describes the details of the hardware implementation. A refinement
was made to the row/column decomposition to simplify it.After describing this
refinement, the number of bits used to quantize the inputs, outputs and internal
nodes of the implementation is explained. Finally, a block diagram of the circuit is
presented and each major subsection of the circuit is described.
Row/Column Decomposition
As shown in equation 2.9, a 2-D DCT can be computed using the row/column
decomposition as
Y = r x (Xx rT) (4.1)
There are two disadvantages to using this equation ina VLSI implementation. First,
the X matrix must be multiplied by two different matrices of constants. In VLSI,
this means that storage must be allocated for two different sets of lookup tables. A
second disadvantage is that the constant matrix ison the left in the first multipli-
cation and on the right in the second multiplication. Ina VLSI implementation,39
different control logic would be required for the two multiplications. To simplify the
implementation, the 2-D DCT can be computed as
Y = ((X x FT)1 x FT)T
For image and video processing, the last tranpose operation is customarily omitted,
giving
ypcFT)TFT
Expressing this calculation in stages,
= X xFT
which is equivalent to performing 1-D DCT's on the rows of X,
Y2 = YIT
and
Y = Y2 x rT
(4.2)
which is equivalent to performing 1-D DCT's on the columns of of Y1. The 2-D
IDCT can also be computed using the same row/column decomposition:
and
X1= (Yx r)
x2 = xT
X = X2 X r
Using this method, both matrix multiplications for the 2-D DCT can use the
same matrix of constants, FT and both matrix multiplications for the IDCT use the
same matrix of constants, F. Figure 4.1 shows a block diagram of a circuit which
performs a 2-D DCT using this row/column decomposition. The output of the first
1-D DCT block is Y1.Y1 gets written into a memory which is specially designedX (Y)
Input
1-D
DCT/
IDCT
Y1 (X1 ) Transpose
Memory
Y2 (X.2) 1-D
DCT/
IDCT
40
Y (X)-Output
Figure 4.1: Block Diagram of a Row/Column Decomposition Circuit
to transpose data. This transpose memory has 64 locations, logically organizedas
an 8x8 array. When Y1 is written to the memory, it is stored in row order. When
Y2 is read from the memory, it is recalled in column order. This switching of the
rows and columns is easily accomplished in the addressing logic of the memory. In
the last step of the 2-D DCT, Y2 is transformed to generate Y. The labels in Figure
4.1 show the values at each node for a DCT. The values in parenthesisare for the
IDCT.
Input/
2-1
Mux
Transpose
Memory
M 1 -D
DCT/
IDCT
Output
/ >
Figure 4.2: Recursive Row/Column Decomposition Circuit
The circuit in Figure 4.1 has two identical 1-D DCT/IDCT circuits. While this
architecture would be suitable for very high throughput applications, the throughput
goal of this design can be met by a circuit using onlyone 1-D DCT/IDCT block, as41
shown in Figure 4.2. The input to the 1-D DCT/IDCT circuit is multiplexed so that
it can come from the external input or from the output of the transpose memory.
A 2-D DCT is accomplished in two passes. On the first pass, the 1-D DCT reads X
from the input, calculates Y1 and stores it in the transpose memory. On the second
pass, the 1-D DCT reads Y2 from the memory, calculates Y and writes it to the
output.
Quantization
An important issue that must be addressed for the implementation of the circuit
is the number of bits used to quantize the input, output and internal nodes of the
circuit. The pixels which come in to the 2-D DCT are quantized as 8 bit unsigned
integers.This is a standard for digital images which has evolved over time. To
minimize the dynamic range of the DC coefficient, the pixel inputs are converted to
signed 8-bit integers before processing by the DCT. It is assumed in this hardware
implementation that this conversion has already been performed.
Given the number of bits in the input, the number of bits required for the integer
part of the 2-D DCT coefficient outputs can be calculated from equation 1.1. The
coefficient with the highest possible magnitude is the DC coefficient. For an NxN
DCT, the result of the double summation would be N2 times greater than the 8 bit
input. This sum is then scaled by N and by 2, a total scaling factor of N. So the DC
coefficient can be c = N times greater than the input. For N=8, this means that
the coefficients require three bits more quantization than the pixels. The integer
part of the coefficient must be represented by at least 11 bits. No fractional part
is needed for the coefficients because quantization occurs right after the transform.
Any fractional part would be removed by quantization. To summarize, the 2-D DCT
pixel inputs are 8-bit signed integers and the coefficient outputs are 11-bit signed
integers. For the IDCT, the inputs and outputs are reversed.
The internal nodes are all quantized using the same number of bits, shown in
Figure 4.2 as M. They are all the same because the 1-D DCT output is the transpose42
memory input and the transpose memory output is the 1-D DCT input. The quan-
tization of the node M has two parts: the number of bits to the left of the binary
point and the number of bits to the right. Since the internal nodes must be able to
handle the 2-D DCT coefficients, the internal nodes must have 11 bits to the left of
the binary point. The number of bits to the right of the binary point determines
the accuracy of the coefficient outputs. Increasing the number of bits to the right of
the binary point increases the accuracy of the coefficients. For this implementation,
the internal nodes were quantized with 5 bits to the right of the radix point. This
number was derived empirically from system-level simulations presented in the next
chapter.
Since this is a fixed-point implementation, all busses in the data path must have
11 bits to the left of the binary point and 5 bits to the right. To accomplish this,
the 8 bit pixel inputs for the DCT must be sign-extended to 11 bits. Also, the input
samples for the first pass of the DCT and IDCT must be shifted left by 5 bits and
padded with O's to the right of the radix point so that they have the same format as
the intermediate results. The quantization of the inputs, internal nodes and outputs
for the 2-D DCT can be summarized as
Inputs Sxx xxxx xxxx 00000
Internal Nodes Sxx xxxx xxxx xxxxx
Outputs SSS Sxxx xxxx 00000
where S represents the sign bit and x's represent data bits.
One-Dimensional DCT
Once the quantization was determined, the 2-D DCT/IDCT circuit in Figure 4.3
was constructed. The transpose memory and input multiplexer are the same as in
Figure 4.2. The rest of the circuit performs the 1-D DCT/IDCT. The main parts
of the 1-D DCT/IDCT are the input multiplexer, input registers, parallel-in serial-
out (PISO) shift-registers, bit-serial butterfly, lookup tables, accumulators, output
registers, IDCT butterfly, 8-bit limiter, transpose memory and controller.Transpose
Memory
Parallel-In
Input Input Serial-Out
Multiplexer Registers Shift Registers
Output
Accumulators Registers
Figure 4.32-D DCT/IDCT Using Improved DA Architecture
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A 1-D transform is calculated every 16 clock cycles.At the start of the 1-
D transform, the input samples are clocked from the input registers to the PISO
shift registers.These inputs are clocked out of the shift registers one bit at a
time, beginning with the LSB. If a DCT is being performed, the bit-serial butterfly
produces the sums and differences of the shift register outputs. If an IDCT is being
performed, the shift register outputs are passed through the bit-serial butterfly
unchanged.
The bit-serial butterfly output is the address for the lookup tables. The even
lookup tables produce the values for the even DCT coefficients y(0), y(2), y(4)
and y(6). The odd lookup tables produce the values for the odd DCT coefficients
y(1), y(3), y(5), y(7). The outputs of the lookup tables are accumulated. After 16
values from the lookup tables are accumulated, the sums are clocked into the output
registers and held there until the next set of outputs is available 16 cycles later.
If a DCT is being performed, the output registers hold the coefficients, y(0)
through y(7). The IDCT butterfly circuit does not modify these values. It simply
multiplexes them one at a time to the output.If an IDCT is being performed,
the output registers hold the values v(0) through v(7). These values are butterflied
using equations 3.1 and 3.2 to produce the 1-D IDCT outputs x(0) through x(7),
which are multiplexed to the IDCT butterfly output one at a time. On the first pass
of the 2-D transform, these outputs are written to the transpose memory. On the
second pass of the 2-D transform, these outputs pass through the 8-bit limit circuit
to the output. The 8-bit limit circuit guarantees that the 2-D IDCT outputs do not
exceed 8 bits in magnitude, as explained later in this chapter.
Comparing Figure 4.3 to Figure 3.3, it can be seen that two sets of registers
have been added: the input registers and the output registers. These registers were
added because of three characteristics of the DA architecture:
All of the input samples must be available in the PISO registers before the
transform calculation can begin
The input samples must be held throughout the duration of the calculation45
The results of the matrix multiplication all appear at the output on the same
cycle.
In Figure 3.3 it was assumed that the inputs were written to the PISO shift registers,
requiring 8 cycles.Then the transform calculation was performed, requiring 16
cycles.Finally, the IDCT butterfly multiplexed its inputs to the output one at a
time, requiring 8 more cycles. Altogether, this approach would require 32 cycles for
a 1-D transform. To speed up the 1-D transform, the input and output registers
were added. While one transform is being calculated, the input samples for the
next transform can be written to the input registers and the results of the previous
transform can be held in the output registers. The means that a 1-D transform can
be calculated in 16 cycles.
Figure 4.4 shows how the design is pipelined to compute a 2-D DCT. The diagram
shows the contents of the input registers, the PISO shift registers and the output
registers as a function of time. Each unit of time in the diagram is 16 clock cycles,
the time required to compute a 1-D transform. The 16 cycles starting with clock
cycle 0 are shown as So, the 16 cycles starting with cycle 16 are shown as S16, etc.
The rows of the input matrix X are referred to as RO through R7.
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Figure 4.4: Pipeline Diagram for 2-D DCT and IDCT
The first pass of the row/column decomposition lasts from So until 5144. During
the period starting at So, Row 0 is written into the input registers. During the period46
starting at S16, Row 0 is clocked into the PISO shift registers and transformed.
During the period starting at S32, the transformed Row 0 is held in the output
registers. Each element of the row is multiplexed to the output one at a time so
that it can be written into the transpose memory.
The second pass of the row/column decomposition lasts from 5144 until 8256.
During the period starting at 5144, the last row gets written out to the transpose
memory. During this same period, the input register starts reading the results from
the tranform memory in column order. These columns are referred to in the diagram
as CO through C7.
During the period starting at S128 the pipeline is stalled for 16 cycles because
the results of the last row transform are not available in time for the first column to
be read in. This is not a problem because the 2-D transform still requires only 272
clock cycles to process 64 input samples. Therefore, the design goal of 4.25 clock
cycles per pixel is achieved.
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Figure 4.5: Timing Diagram of Control Signals
Figure 4.5 shows a timing diagram of several important signals generated by
the controller. The LSB signal is active for the first cycle of each 1-D transform47
calculation.It is used to clear the accumulator outputs at the start of each 1-D
transform calculation. The MSB signal is active for the last cycle. The MSB signal
causes the contents of the input registers to be transferred to the PISO shift registers.
It also causes the accumulator outputs to be transferred to the output registers.
The colsin and cols_out signals are similar signals which indicate whether the
first pass or second pass of the row/column decomposition is being performed. The
cols_in signal is active (high) when the inputs for the second pass of the transform
are being written to the input registers. When cols_in is low, input comes from
the external input. When it is high, input comes from the transpose memory. The
cols_out signal is active when the output registers hold results computed during the
second pass of the transform.
Two other important control signals are the RST signal and the MODE signal.
These are not generated by the controller, but must be set by the external circuitry.
The RST signal must be asserted high to initialize the circuit before it is used. The
MODE signal determines whether a DCT or IDCT is to be performed. It must be
set low for a DCT and high for an IDCT.
The function of each of these control signals will become more clear as each
major section of the circuit is described in detail.Input Registers
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Figure 4.6: Input Registers and PISO Shift Registers
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Figure 4.6 shows a block diagram of the input registers and PISO shift regis-
ters. It was noted earlier that all the input samples must be available before a 1-D
transform calculation can begin and these samples must be held for the duration
of the calculation. To satisfy these requirements, the input samples are written to
the input registers. They can be written in any order and at any time before the
beginning of a new 1-D transform calculation.At the start of a new transform
calculation, the values from the input registers are transferred to the PISO shift
registers. On the following clock cycles, the input samples are shifted out one bit at
a time beginning with the LSB.RST
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Figure 4.7: Bit Serial DCT Butterfly Circuit
Bit-Serial DCT Butterfly
Figure 4.7 shows the bit-serial butterfly circuit.If the MODE signal indicates
that a DCT is to be performed, this circuit generates the sum of the "A" and "B"
inputs on the "S" output and the difference of "A" and "B" on the "D" outputs.
For the IDCT, the "A" and "B" inputs are passed to the outputs unchanged.
The circuit contains a one bit adder and a one bit subtractor. During cycle 0,
the LSB signal is asserted, clearing the carry-in to the adder and setting the borrow-
in for the subtractor. On subsequent cycles, the carry and borrow are simply the
results of the carry-out and borrow-out from the previous cycle, as stored in the two
flip-flips. A total of four such circuits are needed to butterfly the 8-bit output of
the bit-serial shift register.LSB -
RST -,
MSB
MEMI 15:01
XOR
MEN 115:01
AND
ANSz[15:0]
D
D
SUM( 15,01
ANS[15:1]
Accum
Register
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Figure 4.8: Accumulator Circuit
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Figure 4.8 shows a block diagram of the accumulator circuit. It accumulates the
current input value together with the previous sum shifted right by one bit. For
each transform calculation, it accumulates 16 values from the lookup tables in 16
cycles.
As shown in equation 2.24, the 16th cycle represents the sign bit so the lookup
table value must be subtracted rather than added during this cycle. The lookup
table values are applied to the accumulator on the MEM input. For cycle 0 through
cycle 14, the MEM value passes unchanged through the exclusive-or block and is
applied to the adder. On cycle 15, the MSB signal is asserted. This causes the one's
complement of the MEM value to be applied to the adder and causes the adder's
carry in to be asserted. The net result is that the two's complement of the MEM
value is added to the accumulated sum, which is equivalent to subtraction.
The accumulated sum is stored in the accumulator register at the end of each
cycle. At the end of cycle 15, this sum is clocked into the output register where51
it is held for the following 16 cycles. As each new 1-D transform is started, the
accumulated sum from the previous transform must be cleared from the accumulator
register. This function is accomplished by the AND block which passes zeros to the
second adder input when the LSB signal is asserted during cycle 0.During all
other cycles, the AND block shifts ANS[15:1] right by one bit and sign extends it
to generate ANSz[15:0]. This performs the multiplication by 0.5.
During reset, the MEM value is zero and the LSB signal is also asserted. Since
both of the adder's inputs are zero, the accumulator register gets clocked to zero.
The output register also gets clocked to zero because it's enable signal is active if
RST is asserted.
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At the end of every 16 clock cycles, the results of the matrix multiply get clocked
into the output registers and applied to the inputs of the IDCT butterfly circuit.
This circuit performs several functions.Since the 1-D transform results are all
clocked into the output registers at the same time, this circuit multiplexes them to52
the output one at a time.If an IDCT is being performed, this circuit butterflies
the v(0) through v(7) terms from the output registers to produce the IDCT outputs
as shown in equations 3.1 and 3.2. For the second pass of both the DCT and the
IDCT, this circuit rounds the outputs to the nearest integer.
Figure 4.9 shows a block diagram of the IDCT Butterfly Circuit. The table in
the lower right corner of this figure summarizes which operations are performed for
the first and second passes of the DCT and IDCT.
The circuit contains two adders: ADDER1 for the IDCT butterfly and ADDER2
for rounding. For the IDCT butterfly, one input to ADDER1 comes from the 5:1
multiplexer and the other input comes from the 4:1 multiplexer. The sum of these
two inputs is produced first. Then the controller asserts the SUBTRACT signal to
produce the difference of these two inputs. If a DCT is being performed, the MODE
signal forces the output of the first 2:1 multiplexer to zero. Each of the DCT values
y(0) through y(7) are applied to the first adder input one at a time and pass through
ADDER1 unchanged.
During the second pass of the 2-D transform, the outputs of ADDER1 must be
rounded. To perform unbiased rounding to an integer value, ADDER2 adds 0.5 to
positive numbers or 0.52-R to negative numbers, where R is the number of bits to
the right of the binary point. After this addition, the fractional part is truncated to
produce the rounded result. The second 2:1 multiplexer generates the appropriate
rounding value based on the sign bit of the number to be rounded.
8-Bit Limiter
The last stage of the 2-D DCT/IDCT circuit in Figure 4.3 is the 8-bit limiter.
For image and video compression applications, the output of the second pass of the
IDCT must be limited to 8 bit signed integers. This limiting is necessary because the
DCT coefficients get quantized during compression. When the quantized coefficients
are applied to the IDCT during decompression, it is possible for some of the pixels
in the output to exceed 8 bits in magnitude.53
The limiter circuit is enabled if the MODE signal and the cols_out signal indicate
that the second pass of an IDCT is being performed. The limiter works by comparing
bit 10 (the sign bit) of the integer portion of the adder result to bit 7. If they are not
equal, an overflow has occurred and the output is forced to the maximum positive
value (271) or to the maximum negative value (-27), depending on the sign bit.
Pipelining
Figures 4.10 and 4.11 are timing diagrams for the 1-D DCT and 1-D IDCT which
illustrate how the design was pipelined. Each 1-D transform requires 16 cycles which
are labelled So through S15. Each row in these diagrams shows the contents of one
set of registers as a function of time.
Figure 4.10 shows a total of 4 different sets of inputs moving through the pipeline,
labelled with subscripts 0 through 3. The left side of the diagram shows the end
of the previous 1-D transform and the right side shows the beginning of the next
transform. The center shows all 16 cycles of the current transform. The first row
of the diagram shows the input samples being written to the input registers. The
second row shows the input samples being shifted out of the PISO registers and
used as the inputs to the matrix multiply. The third row shows the lookup memory
values being added in the accumulators until the final matrix multiplication results
appear at the end of S15. The fourth row shows these results being clocked into the
output registers. The fifth and sixth rows show the results being multiplexed to the
output during the first and second passes respectively. During the second pass, the
answers are rounded as they are multiplexed to the output.
Figure 4.11 shows the corresponding timing diagram for the IDCT. It is very
similar to Figure 4.10 except that the results of the matrix multiply which are
stored in the output registers are v(0) through v(7). The IDCT outputs are formed
by adding and subtracting these terms. Also, the outputs are limited on the second
pass of the IDCT.Input
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From these two diagrams, it can be seen that the throughput for this design is
16 cycles per 1-D transform while the latency is 48 cycles. The latency comes from
the fact that the DA architecture must have all inputs available before it can begin
the transform and does not produce its outputs until the end of the 16th cycle.57
RESULTS AND CONCLUSIONS
In order to verify that the architecture presented in Figure 4.3 would be suit-
able for JPEG compression, simulations were performed using three models of the
architecture. A Mat lab model was written to verify the feasibility of the design and
to get a rough idea of the quantization required. A C language model was written
to perform actual JPEG compression. A behavioral hardware model was written in
the Verilog Hardware Description Language (HDL). The Verilog model was synthe-
sized into gates to estimate the size of the design and simulated at the gate level to
estimate its maximum clock speed. This chapter presents the results of these simu-
lations and discusses the advantages and disadvantages of this architecture relative
to a flowgraph implementation.
Accuracy Results
An important issue for fixed-point DSP circuits is the effect of finite word length.
Figure 4.2 showed the recursive row-column decomposition used for the improved
DA circuit. The number of bits used to quantize the internal nodes was labelled
as "M". Increasing M increases the accuracy of the transform results, but it also
increases the die area required to implement the design.
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Figure 5.1: Test Setup for Measuring 2-D DCT/IDCT Accuracy58
To determine the value of M, models were written in Mat lab and in C for the 2-D
DCT and IDCT circuits shown in Figure 4.3. These models were used to perform
simulations which determine accuracy as a function of M. The basic simulation
method is shown in block diagram form in Figure 5.1.8x8 blocks of image data
were compressed using the DCT model and decompressed using the IDCT model.
The decompressed results are subtracted from the original data to generate an error
term. This method is used by Chen [2].
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Figure 5.2: Error Statistics for Compressing and Decompressing Random Blocks
The error term generated by this simulation can be analyzed in several ways.
One way is to compute the statistics of the error.The first set of simulations
used this approach. Using Mat lab, a set of 1000 8x8 blocks of random numbers59
were generated and processed as shown in Figure 5.1. The random numbers were
integers uniformly distributed between -128 and +127. Each block was compressed
and decompressed with the 2-D DCT and IDCT models for values of M ranging
from 12 to 18 bits. Four error statistics were generated from the simulation: mean
error, mean-squared error (MSE), peak mean error and peak MSE. Figure 5.2 shows
a graph of the error in bits as a function of M for each of these four statistics. The
error statistics were calculated as follows. For the simulation, data was processed
as an 8x8 matrix. Mean error and MSE were calculated for each position in the
matrix individually. The largest of these individual values were taken as the peak
mean error and peak MSE. After these peak values were extracted, the mean error
and MSE for all positions in the matrix were averaged to form the total mean error
and MSE shown in the graphs. The inputs were 8 bit numbers, so an error of 1 bit
is less than 1% of full scale.
These error statistics shown in this figure are defined in an International Telecom-
munications Union (ITU) standard for DCT/IDCT accuracy in video compression.
This standard has also been adopted as IEEE standard 1180. A brief summary
appears in [10]. While it isn't necessary for an image compression chip to meet the
accuracy limits defined in this standard, the error statistics it defines were useful in
getting a rough idea of reasonable values for M. It appears from these graphs that
increasing M beyond 16 bits provides a minimal increase in accuracy.
While the information from the Mat lab simulation was useful, there was a prob-
lem with this model. It is preferable to do a simulation using real image data rather
than randomly generated blocks, but the Mat lab model was too slow to do an entire
image.It only simulated about 100 8x8 blocks per hour. At this rate, it would
take about a week to do a VGA color image. To get around these problems, a C
language model was written to simulate the 2-D DCT/IDCT circuit shown in Figure
4.3. This C model simulates about 10,000 blocks per minute.
Using this model, an image was read in and divided into 8x8 blocks. Each block
was compressed and decompressed with the value of M set to 14, 15 and 16 bits.
The same simulations were also run for a 32-bit floating point implementation. The60
error was analyzed by forming a histogram showing the percentage of pixels for
which the error is +1 bit, +2 bits, etc. This technique is described by Carlach [1].
Table 5.1 shows the histograms for M = 14, 15 and 16 as well as the floating point
implementation. From these histograms it was decided that setting M to 16 bits
provides accuracy which is close enough to floating point and that increasing M
beyond 16 bits would not increase accuracy significantly.
Table 5.1: Histogram of DCT/IDCT Accuracy for Various Quantization Levels
Bits -2 -1 0 +1+2
14 0.0005.48690.1644.3460.004
15 0.0003.13394.2962.5720.000
16 0.0002.50095.1242.3760.000
Floating
Point0.0002.28395.3882.3290.000
There was another reason to write C models for the DA DCT/IDCT block. C
models had been written for the existing DCT/IDCT flowgraph design, including
models to simulate every step of JPEG compression and decompression. The C
model for the DA architecture was used to perform JPEG compression and de-
compression on 9 test images. These test images were chosen from a collection of
about 60 images which had been simulated using the flowgraph architecture. The
test images were chosen because they had the widest distribution of errors for the
flowgraph architecture. The decompressed images were viewed to subjectively verify
image quality. Also, the compression ratio obtained with the DA architecture was
compared to the existing flowgraph architecture. The JPEG files compressed using
the DA DCT were the same size as those compressed by the flowgraph DCT to
within 0.1%.61
Gate Count
In order to estimate the size and maximum clock frequency of the design, a
behavioral model of the circuit in Figure 4.3 was written in Verilog HDL. A model
for each of the major functional blocks in the circuit was written and simulated
individually using the Verilog simulator. After each block was working correctly, the
entire circuit was simulated at the top level. To verify correct operation, data was
read in to the simulator from the same image files used to do the C code simulations.
The results obtained from the C code were compared with the hardware simulation
results to verify that they matched perfectly.
After the Verilog model was verified, it was synthesized into gates using the
Synopsys synthesis compiler.The design was implemented in a 0.5 pm CMOS
process using a standard cell methodology. This is the same process and methodolgy
used for the existing flowgraph design. Table 5.2 shows an estimate of the gate count
for each major functional block in the circuit. The total gate count of 9,559 gates
compares favorably to the count of 11.2k gates for the existing flowgraph design.
Table 5.2: Gate Count for the DA 2-D DCT Circuit
Input Multiplexers 63
Input Registers 1178
PISO Shift Registers 1744
Bit-Serial Butterfly 166
Lookup Tables 448
Accumulators 2883
Output Registers 1575
IDCT Butterfly 753
8-Bit Limiter 47
Control 702
Total 9559
An interesting point about this architecture is that the flip-flops in the input
registers, PISO shift registers, accumulators and output registers use 56% of the
area for the design. The main reason that so many flip-flops are required is that62
there are 2 sets of registers in the input and the output of the matrix multiplier.
These are necessary because the input samples must all be available before the
matrix multiplication can begin and the output results are all presented on the
same cycle.
One way to reduce the gate count would be to replace flip-flops with latches. In
particular, the PISO shift registers and the output registers are clocked only once
every 16 cycles. Implementing these elements with latches would reduce the gate
count by approximately 1280 gates. The disadvantage to using latches is that the
complexity of a scan-based test program would be increased. Another possible way
to reduce the gate count would be to restructure the architecture so that the outputs
come out one at a time instead of all at once. This is an area for further research.
While the DA architecture appears to use less die area than the flowgraph design,
one caveat should be noted. Flowgraph architectures may have an advantage in
video and image compression applications where quantization follows the DCT. It is
possible to merge the quantization coefficients into the coefficients of the flowgraph
algorithm so that a separate quantization circuit is not required. Linzer and Feig [17]
describe this technique. For a DA architecture, it is generally not practical to merge
the quantization coefficients into the constants stored in the lookup tables. Doing
so increases the lookup memory required by a factor of N. This increase would make
the DA implementation larger than the flowgraph implementation. To compare the
area of the DA architecture and the flowgraph architecture for these applications,
the DCT and quantization circuit must be considered together.
Clock Rate
The maximum clock rate for this design is 32.6 MHz. This estimate is based
on gate delays of the synthesized circuit and pessimistic wire delay estimates. This
clock rate almost matches the clock rate of 33 MHz for the existing flowgraph design.
It is estimated that the clock rate of the DA design would be equal to or greater
than 33 MHz using wire delays back-annotated from the layout. The critical path in63
the design is from the output of the PISO shift registers to the input of the registers
in the accumulators. The two major delays in this path are the lookup memory (6.1
ns) and the adders in the accumulators (23.3 ns). Since the synthesis process was
constrained for minimum area, ripple carry adders were used in the accumulators.
No attempt was made to optimize the layout for speed.
Another advantage of this DA architecture is that it offers greater flexibility to
design for a shorter clock cycle time. The flowgraph architecture requires a single-
cycle multiplier which cannot be pipelined. As the clock cycle time decreases, it
becomes increasingly difficult to design a single-cycle multiplier. The DA architec-
ture could easily be pipelined by inserting a register between the lookup tables and
the accumulators. To further increase speed, the adders in the accumulators could
be changed to carry-lookahead adders. It is estimated that these changes would add
about 1600 gates to the design and increase speed to at least 66 MHz.
Conclusions
A DCT/IDCT circuit based on distributed arithmetic has been presented which
has novel improvements in the lookup tables. The architecture has been simulated
using Mat lab and C code models to verify that it has sufficient accuracy for use in
image compression applications. A VLSI implementation was done which achieves
the same clock speed and throughput as a comparable circuit based on a flowgraph
algorithm and uses 14.6% less area.64
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